

Cryogenic CMOS LNA in 28nm CMOS Process for Quantum Computing


Woong Joo Chang, Tae Hwan Jang
Hanyang University ERICA





초전도 양자컴퓨터의, 확장성, 신뢰도 및 연산속도를 극대화 하기 위해 현재 상용계측기에 의존하는 양자컴퓨팅 시스템을 On-chip으로 소형화하고자 한다.

극저온 냉동고


큐비트




양자제어/판독시스템



Intel
(Horse Ridge, 2020 ISSCC)




Google
(2023 ISSCC)




Postech
(2023 ISSCC)


- 현 양자제어/판독 시스템 구현은 Keysight, Quantum Machine, Zurich Instruments 등 상온 계측기에 의존 (배선 이슈, 잡음 이슈, 비용 이슈 발생)
- 극저온 양자상태 제어/판독 회로 구현하여 냉동고에 집적 필요



- 왼쪽 그림과 같은 5큐비트급 양자컴퓨팅 시스템 개발을 위해, LNA를 설계하였음.
- 3 Stage Common Source Amplifier 구조로 설계함.



< 칩 레이아웃 >



< 칩 성능 >

Parameter	Specification
Bandwidth	4-8GHz
Noise Figure	2dB
Gain	36dB

<성능지표>

초전도 양자컴퓨팅 어플리케이션에 적용될 극저온 CMOS LNA를 설계함.

The chip fabrication and EDA tool were supported by the IC Design Education Center(IDEC), Korea.